

# Tesla Schematics

## Skylake-U

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

Tesla SKL-U

Date:

Tuesday, July 21, 2015

Rev

-1

Sheet

1


of

102

Project code:  
PCB P/N: 14292-1  
Revision: -1

Tesla SKL-U Block Diagram

IO Board:



CHARGER BQ24780UYR		44
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC TPS51275CRUKR		45
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5	
CPU Core Power NCP81208MNTXG		46-50
NCP81382MNTXG x 2		
NCP81382MNTXG (23e)		
NCP81253MNTBG		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+V_VCCGTUS_VR (23e only)	
DCBATOUT	+VCCSA_VR	
DDR3L SUS TPS51716RUKR		51
INPUTS	OUTPUTS	
DCBATOUT	1D35V_S3 0D65V_S0	
CPU VCCIO 0.975V RT8068AZQWID		52
INPUTS	OUTPUTS	
3D3V_S5	+VCCIO_VR	
CPU VCCPRIM_CORE 0.95V TPS22961DNYT		52
INPUTS	OUTPUTS	
3D3V_S5	VCCPRIM_CORE	
CPU DCDC-V1D00A AOZ1268QI		53
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D5V TLV70215DBVR		54
INPUTS	OUTPUTS	
3D3V_S5	1D5V_S0	
LDO-V1D8V RT9025-25ZSP		54
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V_S0 G5016KD1U		40
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
EOPIO/EDRAM (23e) TPS22961DNYT		52
INPUTS	OUTPUTS	
1D0V_S5	+V_EDRAM_VR	
1D0V_S5	+V_EOPIO_VR	
3D3V_VGA G5016KD1U		86
INPUTS	OUTPUTS	
3D3V_S0	+V_EDRAM_VR	
3D3V_S0	+V_EOPIO_VR	

PCB LAYER	
L1:Top	
L2:VCC	
L3:Signal	
L4:Signal	
L5:GND	
L6:Signal	

VCCSTG M5938ARD1U	
INPUTS	OUTPUTS
1D0V_S5	+V1.00DX
40	
VCCST M5938ARD1U	
INPUTS	OUTPUTS
1D0V_S5	+V1.00U_CPU
40	

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

Block Diagram	
Tesla SKL-U	
Rev	-1
Date: Tuesday, July 21, 2015	Sheet 2 of 102

Main Func = CPU

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number


Date: Tuesday, July 21, 2015

Rev  
-1


Tesla SKL-U

Sheet 3 of 102

**WWW.AliSaler.Com**




**Figure 10-1. Routing Illustration for PROCHOT# Topology**



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>CPU (JTAG/CPU SIDE BAND)</b>			
Size A3	Document Number		Rev <b>-1</b>
<b>Tesla SKL-U</b>			
Date: Tuesday, July 21, 2015	Sheet	4	of 102

13 M\_B\_DQ[63:0] &lt;&lt;&gt;



DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

## PDG: DDR/ODT


## 4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details

Table 4-41. ODT Signals Connectivity table

Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	DRAMs	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	1,2
			DDR0_ODT[1:0]	Topology connection	
SKL-U	LPDDR3 Memory Down	Processor	DDR0_ODT[1:0]	Processor's ODT[0] connected to DRAMs' ODT.	1,2
			DDR0_ODT[1:0]	Topology connection	
DDR3L Memory Down	Processor	DRAMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT.	3,4
			DDR0_ODT[1:0]	Processor's ODT[1] not connected	
DDR3L SO-DIMM	Processor	DIMM	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT.	1,3
			DDR0_ODT[1:0]	Processor's ODT[1] not connected	
DDR3L Mixed Memory Down	Processor	DIMM	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT.	3,4
			DDR0_ODT[1:0]	Processor's ODT[1] not connected	
DDR4 Memory Down	Processor	DRAMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT.	3,4
			DDR0_ODT[1:0]	Processor's ODT[1] not connected	
DDR4 SO-DIMM	Processor	DIMM	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT.	3,4
			DDR0_ODT[1:0]	Processor's ODT[1] not connected	


Notes:

- For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files (VDFP - Intel UEFI, VDFP - Intel UEFI, VDFP - Intel UEFI).
- DDR3L ODT input is held high (Active). RTT\_NOM is defined by BIOS as high/2 in both ranks, when a Rank receives write command it enables RTT\_Wrk (set by BIOS after power training). Otherwise ODT pins RTT\_NOM (high/2).
- These guidelines are related to DDR3L supported memory down topologies only. 2R x16 DDP single side, 2R x16 DDP dual side and 2R x8 DDP dual side.



Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.


Layout Note:



BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File CPU (DDR)  
Size 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.  
Date Tuesday, July 21, 2015 Document Number  
Rev -1  
Page 6 of 102



[#543016 Rev0.9]

## Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

PCH strap pin:

071.SKYLA.000U

[BDW Only]PHYSICAL_DEBUG_ENABLED (DPX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

(#543016)

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.



SKL(#543016):

Processor strap CFG[4] should be pulled low to enable embedded DisplayPort\*

BOM1

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien,  
Taipei Hsien 221, Taiwan, R.O.C.

CPU (RESERVED)		
File	Document Number	Rev
A2	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015	Sheet 8	of 102






## SVID DATA

Layout Note:  
The total length of Data and Clock (from CPU to each VR) must be equal ( $\pm 0.1$  inch).  
Route the Alert signal between the Clock and the Data signals.



## SVID CLOCK



(H543016 SKL U/T P00 (rev1.0))


Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

PowerPin	Backside vdg	Primary side (VR)	Placement guidelines
VCC1	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place on secondary side, underneath the package
VCC2	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC3	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC4	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC5	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC6	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC7	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC8	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC9	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC10	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC11	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC12	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC13	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC14	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC15	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC16	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC17	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC18	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC19	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC20	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC21	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC22	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC23	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC24	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC25	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC26	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC27	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC28	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC29	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC30	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC31	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible
VCC32	2x 10uF 0402 (Polaroid)	4x 1uF 0402 (Polaroid)	Place as close to the package as possible

SVID\_543016:  
Table 10-10.SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/W4 [inches]	W5/W6/W7/W8 [inches]	W9 [inches]	W10 [inches]	R1 [ohms]	R2 [ohms]	D1 [pF]	D2 [pF]	V <sub>CC1</sub>
VIDSOUT							190	100	0	10	
VIDSCK							Empty	45	0	50	
VIDALERT #	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	56	Empty	220	0	1.0


Figure 10-7. Routing Illustration for SVID Topology



BOM

緯創通 Wistron Corporation  
2/F, 88, Sec. 1, Hsin-Tai Rd, Taipei, Taiwan, R.O.C.

CPU(VCC CORE)  
Tesla SKL-U  
Rev. 1.0



071.SKYLA.000U


(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

(#543016) eDP\_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 $\Omega$ $\pm$ 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm$ 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm$ 5% resistor	NC



Design Guideline:  
Skylake processor signal eDP\_RCOMP should be connected to the VCCIO rail via a single 24.9  $\Omega$   $\pm$ 1% resistor.



Main Func = CPU


(Blanking)

BOM1


<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
(Reserved)CPU	
Size	Document Number
A3	Tesla SKL-U
Date:	Tuesday, July 21, 2015
Sheet	9 of 102
Rev	-1

## CORE

U-line 23e 28W  
IccMax current-10ms max = 34 A



## VCCSA



## SLICED GT

U-line 23e 28W  
IccMax current-10ms max[A] = 67 A




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (@4.5mΩ ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output
VCCGT's Power Plane at VR output	1x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output Additional components needed when supporting 23e
VCCIO Power Plane at VR output	1x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output Only needed when supporting 23e
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		Place as close to the package as possible
		8x 47uF 0805 (6.3V) <sup>1</sup>	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) <sup>1</sup>	Place as close to the package as possible
		7x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		3x 47uF 0805 (6.3V) <sup>1</sup>	
		7x 22uF 0603	Place as close to the package as possible
		5x 22uF 0603	
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible
		4x 1uF 0201	
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible
		4x 10uF 0402	
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible
		4x 1uF 0402	
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
		1x 1uF 0402	
		1x 1uF 0402	Place as close to the package as possible
		1x 1uF 0402	

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCIOPIO	2x 10uF 0402		Placeholder only
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	6x 1uF 0201		Place on secondary side, underneath the package

BOM1

# Main Func = CPU



## UNSLICED GT

## VCCIO





Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package. Placeholder only.
VCCGPPI0	2x 10uF 0402		Place on secondary side, underneath the package.
VCCGPC	1x 10uF 0402		Place on secondary side, underneath the package.
	6x 1uF 0201	(6.3V)*	
VCCGT	10x 10uF 0402	8x 10uF 0402	Place on secondary side, underneath the package.
	12x 1uF 0201		
		3x 47uF 0905 (6.3V)*	Place as close to the package as possible.
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible.
		5x 22uF 0603	Additional components needed when supporting 23e.
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package. Only needed when supporting 23e.
		8x 22uF 0603	
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package.
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible.
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package.
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible.
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package.
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible.
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package.
VCCPLL		1x 1uF 0402	Place as close to the package as possible.
VCCST		1x 1uF 0402	Place as close to the package as possible.





## PCH DERIVED RAILS



## GTUS

+V\_VCCGTUS\_VR can merge to +VCCGT

20141114 Alden



BOM1

緯創資通 Wistron Corporation  
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshan,  
Taippei Hsien 221, Taiwan, R.O.C.

Title CPU (Power CAP2)  
Size A2 Document Number  
Date Tuesday, July 21, 2015 Sheet 11 of 102

Main Func = DDR SODIMM

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM1






Size  
A2

Document Number  
Tesla SKL-U

Rev  
-1

Date  
Tuesday, July 21, 2015

Sheet 12 of 102



(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>(Reserved)SODIMM3_SODIMM4</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		
Sheet 14 of 102		

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements


GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

BOM1



Platform	Project
SKL-U	Turnip
U16e1	USB3.0 Port1
U16e2	USB3.0 Port2
U16e3	USB3.0 Port3
U16e4	USB3.0 Port4
U16e5	USB3.0 Port5
U16e6	USB3.0 Port6
U16e7	USB3.0 Port7
U16e8	USB3.0 Port8
U16e9	USB3.0 Port9
U16e10	USB3.0 Port10
U16e11	USB3.0 Port11
U16e12	USB3.0 Port12
U16e13	USB3.0 Port13
U16e14	USB3.0 Port14
U16e15	USB3.0 Port15
U16e16	USB3.0 Port16
U16e17	USB3.0 Port17
U16e18	USB3.0 Port18
U16e19	USB3.0 Port19
U16e20	USB3.0 Port20

PCIe Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN	
5 (L0-L3)	GPU	
6 (L2)	HDD	SATA0
6 (L2)	N/A	SATA1
6 (L0-L1)	N/A	

USB 2.0 Table

Port	Device
0	USB3.0 port1 (Debug Port)
1	USB2.0 Port2
2	USB2.0 Port3 (IOBD)
3	X
4	CAMERA
5	Card Reader
6	Touch Panel
7	Bluetooth


Table 24-2. PCI Express® Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe® Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

Table 24-3. PCI Express® Link Configurations Supported

SKL	PCIe Link Config	PCI Express® Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port4		Port6		Port8		Port10	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
Y	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port4		Port5		Port6		Port7	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)










Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	★

These two signals have weak internal pull-down.  
0 = Port C is not detected.  
1 = Port C is detected.



PCH strap pin:



Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default ★ High = Enable

The internal pull-down is disabled after  
PLTRST# deasserts


PCH strap pin:



NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after  
PLTRST# deasserts




**WWW.AliSaler.Com**









Main Func = PCH





BOM1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU (RSVD)</b>			
Size A4	Document Number <b>Tesla SKL-U</b>		Rev <b>-1</b>
Date: Tuesday, July 21, 2015		Sheet 22 of	102

Main Func = PCH



**WWW.AliSaler.Com**







```
SSID = Flash.ROM
```



**SPI ROM Equal length need to less than 500mil**

U2502			
Main	Winbond		72.25128.0E1
SC			
SD			



SSID = RBATT

SSID = RBATT




Test point




# Main Func = Thermal Sensor

Layout notice :  
Both DXX and DXP routing 10 mil  
trace width and 10 mil spacing.



2.System Sensor, Put on palm rest


Close to Thermal sensor



## Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY

\*Layout\* 15 mil



T8=85 degree


ALERT# /T CRIT#  
Pull-up Resistor

R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
77°C	77°C	87°C	97°C	107°C	117°C
79°C	79°C	89°C	99°C	109°C	119°C
81°C	81°C	91°C	101°C	111°C	121°C
83°C	83°C	93°C	103°C	113°C	123°C
85°C	85°C	95°C	105°C	115°C	125°C

T\_CRIT temperature strapping point





BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.	
Title THERMAL NCT7718W/Fan	
Size A2	Document Number
Tesa SKL-U	
Date Tuesday, July 21, 2015	Rev -1







# INTERNAL STEREO SPEAKERS



08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號





BOM1

Main Func = Audio

( Blanking )


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date <div>Tuesday, July 21, 2015</div>		Sheet <div>30</div> of <div>102</div>




For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS  
\*Place C3138 to C3141 close to each VDD10 pin-- 3, 8, 22, 30

For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS  
\*Place C20 and C21 close to each VDD10 pin-- 22 (Reserved)



## 25MHz XTAL



Crystal 27MHz			
MAIN	HASONIC	82.30020.G71	78.15034.11L
2ND	HARMONY	82.30020.D41	78.18034.1FL

## Change LAN PN to SC50H01259


### LAN and Transformer Config:

LAN/Transformer	
RTL8111GUL 1000M 20200540	
1000M Transformer 068.IH219.3001	Main source
1000M Transformer 68.89246.301	2nd source

BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN RTL8111	
Size A3	Document Number
Date: Wednesday, August 19, 2015	Rev -1
Sheet 31 of 102	

## 10/100M/1000M Lan Transformer




## 1000M Lan Transformer pin define


Part Number	Insertion Loss (dB Max) 1-100MHz	Return loss (dB MIN @ 1
IH-106-A	-1.0	-18 -14.4 -13.1

## SCHEMATICS :

### Pin Define



## LAN Connector



022.10001.00A1


2nd = 022.10001.0E71

08/13 RJ45 22.10019.141 Change to 022.10001.00A1

## RJ45 Pin define

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BI_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BI_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BI_DB+
4	Not connected or BiDirectional	n/c	n/c	BI_DC+
5	Not connected or BiDirectional	n/c	n/c	BI_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BI_DB-
7	Not connected or BiDirectional	n/c	n/c	BI_DD+
8	Not connected or BiDirectional	n/c	n/c	BI_DD-



The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female



## 10/100/1000 LAN surge circuit For test stuff



8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY,不上件

## AZ&NON AZ

Function LOCATION	AZ	NON AZ
ED3102	DY	ASM
R3114	DY	ASM
ED3103	ASM	DY
ED3104	ASM	DY
ED3105	ASM	DY
ED3106	ASM	DY
ED3107	ASM	DY
ED3108	ASM	DY
R3112	ASM	DY
R3115	ASM	DY
R3116	ASM	DY
R3117	ASM	DY
R3118	ASM	DY
R3119	ASM	DY
R3120	ASM	DY

06/13 Delete LAN\_AGND

BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.	
Title RJ45&Transformer	
Size A2	Document Number
Tesi SKL-U	
Date: Wednesday, August 19, 2015	Sheet 32 of 102







5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	<div></div>
<div>A2</div>	<div>Tesla SKL-U</div>	<div>-1</div>	<div></div>
<div>Date: Tuesday, July 21, 2015</div>		<div>Sheet 33</div>	<div>of 102</div>

UC, UC\_ST, DY\_UC\_TI不上件  
USB charger



Host state	CTL1	CTL2	CTL3	Mode description
S0, S1	1	1	1	CDP BC1.2 with charging detection.
S3	0	1	1	CDP with remote wakeup for low-speed USB devices / DCP auto-mode for full-speed or high-speed USB devices or after a USB device detached
S4, S5	0	0	1	DCP auto-detect mode without remote wakeup, with charging detection


ATTACH_EN	EN	Attach detector
0	x	OFF
1	1	OFF
1	0	ON

SYSTEM GLOBAL POWER STATE	TP52544 CHARGING MODE	CTL1	CTL2	CTL3	IILM_SEL	CURRENT LIMIT SETTING
S0	SOP1	1	1	0	1 or 0	IILM_H / IILM_LC
S3	SOP2: no discharge to I from CDP	1	1	1	0	IILM_LC
S4	CDP	1	1	1	1	IILM_H
S3/S4/S5	Auto mode	0	0	1	0	IILM_H
S3	Auto mode, keyboard/mouse/wake-up	0	1	1	0	IILM_H
S3	SOP1: keyboard/mouse wake-up	0	1	0	1 or 0	IILM_H / IILM_LC

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Tesla SKL-U</b>		<b>-1</b>
Date:	Tuesday, July 21, 2015		Sheet 35 of 102

[illegible]

BO#01		 <b>緯創資通</b> 21F, 88, Sect. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB30</b>			
Size A2	Document Number	Rev	
	<b>Tesla SKL-U</b>	<b>-1</b>	
Date:	Tuesday, July 21, 2015	Sheet	36 of 102

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 37 of 102

Main Func = USB3.0 Port1

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date <div>Tuesday, July 21, 2015</div>		Sheet <div>38</div> of <div>102</div>


Main Func = USB3.0 Port1

(Blanking)


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 39 of 102

### ***ROSA Run Power***




### Discharge circuit





## MANAGEMENT RAIL POWER GENERATION

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.




*Power Good*




V1.8A

Need to Check





V1.8S





## Main Func = Power Plane & Sequence



DS3

**BOM1**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>Connected_Standby(1/2)+DS3</b>
-------	-----------------------------------


Size A4	Document Number <b>Tesla SKL-U</b>	Rev <b>-1</b>
------------	---------------------------------------	------------------

Date: Tuesday, July 21, 2015 Sheet 41 of 102

Main Func = DIMM1  
Main Func = DIMM2


VREF CIRCUITRY




Layout Note:  
Place Close DIMMs




SA\_DIMM\_VREFDQ  
DIMM1 M\_VREF\_CA\_DIMMB

Layout Note:  
Place Close DIMM1






印字面在下




Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power

## Adaptor in to generate DCBATOUT






Check EE pull high  
ACAV\_IN

ok!  
Cap close charge IC  
2014\_1105\_KAMUS  
That is pulled high




BOM1	
緯創資通 Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title CHARGER	
Size A2	Document Number
Tesa SKL-U	
Date: Tuesday, July 21, 2015	Rev -1
Sheet 44 of 102	



Title			
SYN256 5V/3D3V			
Size A2	Document Number		Rev
	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 45 of 102




```
Main Func = CPU_CORE
```



**BOM1**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>CPU_VCORE(2/3)</b>			
Size A3	Document Number		Rev
	<b>Tesla SKL-U</b>		<b>-1</b>
Date:	Tuesday, July 21, 2015		Sheet 47 of 102





5	4	3	2	1
D				D
C				C
B				B
A				A


BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
CPU VCCGTUS			
Size	Document Number	Rev	
A2		-1	
Date: Tuesday, July 21, 2015			
Sheet 49 of 102			







# VCCIO



# EOPIO and EDRAM




## AOZ1268 for 1D0V




BOM1			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCDC-V1D00A			
Size	Document Number	Rev	
Custum	Tesla SKL-U	-1	
Date:	Tuesday, July 21, 2015	Sheet	53 of 102





S-1339D18for 1D8V\_S0




1D8V\_S5



SSID = VIDEO



eDP connector








ESD Request


10/16 add ED5507

10/17 change ED5507 從6pin 改為10 pin(EMI要求)

10/20 change ED5507 從10pin 改為6 pin(EMI要求)



Test point



5	4	3	2	1
D				
C				
B				
A				

BOM1


<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleReserved		
SizeA3	Document NumberTesla SKL-U	Rev-1
Date: Tuesday, July 21, 2015	Sheet1	56 of 102




SSID = VIDEO

## HDMI Passive Level Shifter


Close to HDMI Connector




## HDMI DDC Passive Level Shifter



## HDMI CONNECTOR




08/12 HDMI1 22.10296.B41 Change to 022.10025.0061



07/02 Change Part Number 84.07002.I31(禁用) to 84.2N702.J31

```
HDMI A type pin define
(Total: 19pin)
```

Pin	Pin定義
1	TMDS Data2+
2	TMDS Data2 Shield
3	TMDS Data2-
4	TMDS Data1+
5	TMDS Data1 Shield
6	TMDS Data1-
7	TMDS Data0+
8	TMDS Data0 Shield
9	TMDS Data0-
10	TMDS Clock+
11	TMDS Clock Shield
12	TMDS Clock-
13	CEC
14	Reserved (N.C. on device)
15	SCL
16	SDA
17	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect



10/15 ED5701,ED5702,ED5706 Change Part number to 75.00524.073

08/19 HPD HDMI CON &amp; DDC CLK HDMI SWAP

( Blanking )

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size  
A3

Document Number

Rev

Date: Tuesday, July 21, 2015

Tesla SKL-U

-1

Sheet

58


of

102



5	4	3	2	1
D				
C				
B				
A				

(Blanking)

BOM1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 59 of 102

SSID = SATA



**BOM1**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>SATA IF HDD/ODD</b>			
Size A3	Document Number		Rev
	<b>Tesla SKL-U</b>		<b>-1</b>
Date:	Wednesday, July 22, 2015		Sheet 60 of 102



(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 62 of 102

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 63 of 102

The diagram illustrates the electrical connection for the KBC\_PWRBTN# signal. It shows the signal path from the KBC\_PWRBTN# input, through various components like resistors (R6412, R6410), capacitors (C6401, C6402), and diodes (G6402, G6403), to the vehicle's internal components. Key components include the FLEX GAP-OPEN, GAP-OPEN, and the vehicle's internal components like the PWB-TACT-124 and the vehicle's internal components like the PWB-TACT-124 and the vehicle's internal components like the PWB-TACT-124. The diagram also shows the connection to the vehicle's internal components like the PWB-TACT-124 and the vehicle's internal components like the PWB-TACT-124.

84.2N702.J31

WHITE

2N7002K-2-GP

5V\_SS

R6413

910R2J-1-GP

PB\_LED\_PWR\_1

LED

PB\_LED\_PWR\_2

LED-W-45-CP

TESLA

83.19213.H70

TESLA

U6402

1st = 84.2N702.J31

2nd = 84.2N702.W31

PWRLED

PWRLED 24.66

10/14 R6413 510R Change to 910R

**Bin Range Of Luminous Intensity & Forward Voltage**

Symbol	Bin Code	Min.	Max.	Unit	Condition
Iv	P1	45	57	mcd	If=5mA
	P2	57	72		
	Q1	72	90		
	Q2	90	112		
VF	28	2.60	2.70	V	If=5mA
	29	2.70	2.80		
	30	2.80	2.90		
	31	2.90	3.00		

**Device Selection Guide**

Part No.	Chip		Lens Color
	Material	Emitted Color	
48x13 T3D-APIQ2TY3C	InGaN	Pure White	Yellow Diffused

24 KBC\_PWRBTN# <<<

1 R8417 100R2J-2-GP FLEX

2 KBC\_PWRBTN#\_R3

3 C6402 1K1P50V20C-1GP FLEX

4 62.40012.041 FLEX

5 62ND = 62.40007.291

6 SW-TACT-72-GP-U3 PWRSH1

7 24V KBC\_PWRBTN#

08/14 PWRSH1 Change to PWRSH1

10/14 PWRSH1 (Pin1,Pin3)KBC\_PWRBTN#\_R3 SWAP (PIN2,PIN4)GND

08/14 PWRLED1 Change to LED2

5V\_S5

R6416

PWR\_LED360\_1  
330R2-J-3-GP

FLEX

LED-W-18FG-U

083.00270.0870  
FLEX

1A

PWR\_LED360\_2

FLEX

U6404

2N702K-2-GP

G

S

>>> PWRLED 24.66

1st = 84.2N702.J31

2nd = 84.2N702.W31

08/14 BATTLED1 Change to LED3

Figure 1 shows the pin connections for the FT232RL module. The diagram is divided into two main sections, each with a header row of pin numbers and a corresponding row of pin descriptions.

**Top Section:**

- Pin 1: AFT14P-GP
- Pin 2: AFTP6410
- Pin 3: AFT14P-GP
- Pin 4: AFTP6409
- Pin 5: Ground

**Bottom Section:**

- Pin 1: AFT14P-GP
- Pin 2: AFTP6401
- Pin 3: AFT14P-GP
- Pin 4: AFTP6402
- Pin 5: AFT14P-GP
- Pin 6: AFTP6403
- Pin 7: AFT14P-GP
- Pin 8: TP6404
- Pin 9: AFT14P-GP
- Pin 10: AFTP6405
- Pin 11: Ground

The diagram also shows various power and data lines connected to the pins:

- Pin 1: 5V AUX SS
- Pin 2: DC-BATT/V
- Pin 3: CHARGE LED
- Pin 4: 5V SS
- Pin 5: PWRLED



```

—————<<<KROW[0..7] 24
—————>>>KCOL[0..17] 24




```



For EMC Recommend

6/18 KBL1 KB\_BL\_LED+ 與 KBL1 KB\_BL\_LED- 互換


10/6 KBL1 add 2nd source




4和15的keyboard spec最大為300 mA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DS}$	drain-source voltage	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	-	60	V
$V_{GS}$	gate-source voltage	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	-	$\pm 20$	V
$I_D$	drain current	$T_{amb} = 25\text{ }^{\circ}\text{C}$ $V_{GS} = 10\text{ V}$	0	-	350	mA
$R_{DS(on)}$	drain-source on-state resistance	$T_{amb} = 25\text{ }^{\circ}\text{C}$ $V_{GS} = 10\text{ V}$ $I_D = 500\text{ mA}$	-	1	1.6	$\Omega$

(†) Device mounted on an FR4 PCB, single-sided copper, Sn-plated, mounting pad for drain 1 cm<sup>2</sup>



Item	Device
1	NOVO Button
2	Audio Jack
3	USB Card Reader
4	USB2.0 Port4



Pin 14 connections for the ATFE14P-GP package:

- USBS CPU\_PP2
- USBS CPU\_PP2
- KBC NOTIO\_BTN#1
- 30V3V\_S0
- 5V\_USBS\_S3
- AFTP6616
- AFTP6616
- AFTP6616
- AFTP6621
- AFTP6622
- AFTP6623
- AFTP6624
- VOL UP\_BTN#
- VOL DOWN\_BTN#
- SCREEN\_ROTATE\_LOCK#
- 30V3V\_AUX\_S5

[illegible]

30.3V\_80

30.3V\_AUX\_80

C6035

SCD1016V2KK-L-GP

SENCH1

ACES-CON1

020\_F0311.0010  
FLEX

11

1

2

3

4

5

6

7

8

9

10

12

>>>LD\_CLOSE# 24.55

>>>LD\_CLOSE2# 24

>>>ISH\_GP\_1\_R 20

GS\_SMBDATA\_DB

GS\_SMBCLK\_DB

06/12 Delete Hall Sensor CONN, 換7 pin 與SPK 訊號接同一-CONN, SPK1



(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

67

of

102



(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number

Date: Tuesday, July 21, 2015


Tesla SKL-U

Sheet 69 of 102

Rev  
-1

## SC Digital\_G-sensor

The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSB is '1' (address 0011001b) else if SA0 pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.



SC  
U6702 change to LIS3DETR-GP

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Tesla SKL-U**

Date: Tuesday, July 21, 2015

Rev  
**-1**

Sheet 71 of 102

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Tesla SKL-U

Rev  
-1

Date: Tuesday, July 21, 2015

Sheet 72 of 102



(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Tesla SKL-U

Rev  
-1

Date: Tuesday, July 21, 2015

Sheet 73 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number

Date: Tuesday, July 21, 2015

Rev  
-1


Tesla SKL-U






Sheet 74 of 102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>		<div>Sheet 75 of 102</div>





61,82 FBA\_D0[63..0]

5

2 GP 14

FBA_D0	E18	FBA
FBA_D1	E18	FBA_D0
FBA_D2	E16	FBA_D1
FBA_D3	E17	FBA_D2
FBA_D4	D20	FBA_D3
FBA_D5	D21	FBA_D4
FBA_D6	E20	FBA_D5
FBA_D7	E21	FBA_D6
FBA_D8	E19	FBA_D7
FBA_D9	D15	FBA_D8
FBA_D10	E19	FBA_D9
FBA_D11	E13	FBA_D10
FBA_D12	C13	FBA_D11
FBA_D13	B13	FBA_D12
FBA_D14	E14	FBA_D13
FBA_D15	D15	FBA_D14
FBA_D16	B15	FBA_D15
FBA_D17	C16	FBA_D16
FBA_D18	A15	FBA_D17
FBA_D19	A16	FBA_D18
FBA_D20	A18	FBA_D19
FBA_D21	A18	FBA_D20
FBA_D22	A18	FBA_D21
FBA_D23	C18	FBA_D22
FBA_D24	B24	FBA_D23
FBA_D25	C24	FBA_D24
FBA_D26	A25	FBA_D25
FBA_D27	A24	FBA_D26
FBA_D28	A21	FBA_D27
FBA_D29	B21	FBA_D28
FBA_D30	C21	FBA_D29
FBA_D31	B21	FBA_D30
FBA_D32	R24	FBA_D31
FBA_D33	R24	FBA_D32
FBA_D34	T22	FBA_D33
FBA_D35	N22	FBA_D34
FBA_D36	N26	FBA_D35
FBA_D37	N26	FBA_D36
FBA_D38	N26	FBA_D37
FBA_D39	N24	FBA_D38
FBA_D40	V22	FBA_D39
FBA_D41	V22	FBA_D40
FBA_D42	T23	FBA_D41
FBA_D43	U22	FBA_D42
FBA_D44	Y24	FBA_D43
FBA_D45	A24	FBA_D44
FBA_D46	Y22	FBA_D45
FBA_D47	A22	FBA_D46
FBA_D48	AD27	FBA_D47
FBA_D49	AB25	FBA_D48
FBA_D50	AD28	FBA_D49
FBA_D51	AC25	FBA_D50
FBA_D52	AA26	FBA_D51
FBA_D53	V26	FBA_D52
FBA_D54	V26	FBA_D53
FBA_D55	R26	FBA_D54
FBA_D56	T25	FBA_D55
FBA_D57	N27	FBA_D56
FBA_D58	V26	FBA_D57
FBA_D59	V26	FBA_D58
FBA_D60	V27	FBA_D59
FBA_D61	V27	FBA_D60
FBA_D62	W25	FBA_D61
FBA_D63	W25	FBA_D62

81 FBA_DQ00	D18	FBA_DQ00
81 FBA_DQ01	D14	FBA_DQ01
81 FBA_DQ02	C17	FBA_DQ02
81 FBA_DQ03	C22	FBA_DQ03
82 FBA_DQ04	P24	FBA_DQ04
82 FBA_DQ05	W24	FBA_DQ05
82 FBA_DQ06	W25	FBA_DQ06
82 FBA_DQ07	W25	FBA_DQ07


81 FBA_DQ08	E19	FBA_DQ08
81 FBA_DQ09	C15	FBA_DQ09
81 FBA_DQ10	B16	FBA_DQ10
81 FBA_DQ11	R25	FBA_DQ11
82 FBA_DQ12	W23	FBA_DQ12
82 FBA_DQ13	AB28	FBA_DQ13
82 FBA_DQ14	T26	FBA_DQ14

81 FBA_DQ15	E18	FBA_DQ15
81 FBA_DQ16	C14	FBA_DQ16
81 FBA_DQ17	A16	FBA_DQ17
81 FBA_DQ18	A16	FBA_DQ18
81 FBA_DQ19	P22	FBA_DQ19
82 FBA_DQ20	W22	FBA_DQ20
82 FBA_DQ21	AB27	FBA_DQ21
82 FBA_DQ22	T27	FBA_DQ22


GP117/GP119	NC	FBA_CMD32
FBA_DEBU0	FBA_CMD34	FBA_CMD35
FBA_DEBU1	FBA_CMD35	

GP119	FB_PLL_AVDD	FB_PLL_AVDD
NC	FB_PLL_AVDD	FB_PLL_AVDD
GP117	FB_DLL_AVDD	FB_DLL_AVDD




FBA_CMD0	C27	FBA_CS0L	81
FBA_CMD1	F24	FBA_C0TL	81
FBA_CMD2	F24	FBA_CKEH	81
FBA_CMD3	D27	FBA_A14	81,82
FBA_CMD4	D26	FBA_RST	81,82
FBA_CMD5	F26	FBA_A9	81,82
FBA_CMD6	F23	FBA_A7	81,82
FBA_CMD7	G22	FBA_A2	81,82
FBA_CMD8	G23	FBA_A0	81,82
FBA_CMD9	G24	FBA_A4	81,82
FBA_CMD10	G24	FBA_A1	81,82
FBA_CMD11	F27	FBA_BA0	81,82
FBA_CMD12	G25	FBA_WE#	81,82
FBA_CMD13	G27	FBA_CAS#	81,82
FBA_CMD14	G26	FBA_CS0H	82
FBA_CMD15	M23	FBA_ODTH	82
FBA_CMD16	K24	FBA_CKEH	82
FBA_CMD17	M27	FBA_A13	81,82
FBA_CMD18	M26	FBA_A8	81,82
FBA_CMD19	M25	FBA_A6	81,82
FBA_CMD20	K26	FBA_A11	81,82
FBA_CMD21	J23	FBA_A5	81,82
FBA_CMD22	J24	FBA_A3	81,82
FBA_CMD23	J25	FBA_BA2	81,82
FBA_CMD24	J24	FBA_BA1	81,82
FBA_CMD25	K27	FBA_A12	81,82
FBA_CMD26	K25	FBA_A10	81,82
FBA_CMD27	J27	FBA_RAS#	81,82
FBA_CMD28	J26		
FBA_CMD29			
FBA_CMD30			
FBA_CMD31			


FBA_CLK0	D24	FBA_CLK0	81
FBA_CLK0#	D25	FBA_CLK0#	81
FBA_CLK1	N22	FBA_CLK1	82
FBA_CLK1#	M22	FBA_CLK1#	82



Memory ODTx, CKEx and RST Termination



FBCLK Termination placed near each VRAM at board edge side








BOM1

緯創資通 Wistron Corporation		
21F, 8B, Sec-1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU (3/5) VRAM I/F		
Size	Document Number	Rev
Customer	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015	Sheet 78	of 102




10/16 GPU PN change to 071.GM108.000U






# Data Bits 31:0 RANK 0




72.05463.D0U  
VRAM BOM CTRL



72.05463.D0U  
VRAM BOM CTRL

10/23 VRAM1-VRAM8 ~~Part~~ Part Number 72.05463.D0U



08/18 C7801, C7804, C7805, C7810, C7811 Change to DY


08/18 C7814 Change to VRAM\_8PCS

BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

Title		
VRAM1.2 (1/4)		
Size	Document Number	Rev
A2	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015 Sheet: B1 of 102		

# Data Bits 31:0 RANK 1




H5TC4G63AFR-11C-GP

72.05463.D0U

VRAM BOM CTRL


10/23 VRAM1-VRAM8 Part Number 72.05463.D0U



H5TC4G63AFR-11C-GP


72.05463.D0U

VRAM BOM CTRL



08/18 C7915, C7921, C7926 Change to DY

08/18 C7914, C7917, C7918, C7919, C7920, C7925 Change to VRAM\_6PCS



BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh-shan,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
VRAM3.4 (2/4)		
Size	Document Number	Rev
A2	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015		
Sheet 82 of 102		

Data Bits 63:32 RANK 0

BOM1


緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
VRAM7.8 (4/4)			
Size	Document Number	Rev	
A2			-1
Date	Tuesday, July 21, 2015		
Sheet		84	of 102

12/17 Change back 12/17 Change back

	Main source	2nd source
PU8202	084.06970.0037	84.03660.037
PU8204		
PU8203	084.06970.0037	84.03660.037
PU8205		

06/30 Change PU8202-PU8205 Main Source & 2nd Source

12/17 Change back




Nvidia GPU Vreg Strap Table & P/N:

Nvidia GPU Vreg Strap Table & P/N			
GPU	N15V-GM	N15S-GT	
Vreg Mode	Config D	Config B	
R1(PR8222)	64.27025.6DL	64.20025.L0L	
R2(PR8206)	64.75015.6DL	64.20025.L0L	
R3(PR8208)	63.R0034.1DL	64.20015.6DL	
R4(PR8209)	64.62015.6DL	64.18025.6DL	
R5(PR8204)	64.17415.6DL	63.R0034.1DL	
C(PC8223)	78.56222.2FL	78.27224.2FL	

08/07 N16S-GT & N16V-GM 都为Config B 0.9V

N16S-GT		N16V-GM	
Item	N16S-GT-R/S	Item	N16V-GM-S
Device ID	0x1347	Device ID	0X1299
Package	GB4B-128GB2B-64	Package	GB2-64
Internal P/N	GM108-755A55.28mm	Internal P/N	GK208-620.28mm
ROM_SI	Refer to GM108 RAM Straps	ROM_SI	Refer to GK208 RAM Straps
ROM_SO	0x0000, 4.99Kohm pull down	ROM_SO	0x0, 5K pull up for Optima/0x9.10K Pull Up for Discrete SKU
ROM_SCLK	0x0 for Optima, 4.99Kohm pull down	ROM_SCLK	0x1000/0x0, 4.99Kohm pull up User Strap, 0xP, 45Kohm pull up
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and null 49.9K pull-up)	Strap0	Reserved for Optima
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them as stuffed by default)	Strap1	Device ID, 0x1001, 10Kohm pull UP
Strap2		Strap2	0x0 for Optima, 5Kohm pull low
Strap3		Strap3	Reserved for Optima
Strap4		Strap4	Reserved for Optima
Open_VREG SKU	B	Open_VREG SKU	Config B(P/S not supported)
Strap5		Strap5	
Open_VREG Voltage	0.9V	Open_VREG Voltage	0.9V

07/09 3V3\_AON Change to 3V3\_MAIN



緯創資通 Wistron Corporation

21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

GPU CORE

Tesla SKL-U

Rev -1

Sheet 85 of 102



(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>87 of 102</div>

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Tesla SKL-U


Rev  
-1

Date: Tuesday, July 21, 2015


Sheet 88 of 102





Structure boss




Stand off



Clip change to 434.03N0G.0001





NFC Module Pin Define

AFTP9001	AFTE14P-GP	1	NFC_VBAT
AFTP9002	AFTE14P-GP	1	PCH_SML0_DATA
AFTP9003	AFTE14P-GP	1	PCH_SML0_CLK
AFTP9004	AFTE14P-GP	1	NFC_IRQ
AFTP9005	AFTE14P-GP	1	NFC_RST
AFTP9006	AFTE14P-GP	1	NFC_REQ
AFTP9007	AFTE14P-GP	1	GND

Pin#	Pin Name	Type	Refer	Description
1	VBAT	power	3.3V	Power supply voltage
2	GND	Power	GND	Ground
3	SWP	IO	-	SIM Card data
4	VCC_BOOST	Power	5V	Booster supply
5	IRQ	O	PVDD	Interrupt
6	PMUVCC	Power	connect to outside SE power or GND (no SE)	UICC power input from external PMU
7	I2C_SDA	I/O	PVDD	I2C Serial Data Line
8	I2C_SCL	I/O	PVDD	I2C Serial Clock Line
9	GND	Power	Ground	Ground
10	VEN	I	GPIO Control (Normal 3.3V)	Enable/ disable LDO regulator / Reset
11	DWL_REQ	I	GPIO Control (Normal 0V)	Firmware download control pin
12	SIMVCC	Power	1.8V or N.C	Power output to supply the UICC
13	VBAT	Power	3.3V	Power supply voltage
14	PVDD	Power	3.3V	Pad supply voltage
15	GND	Power	GND	Ground



Suggestion Host Pin define Use Sinbon FFC A9152420

Pin#	Pin Name
15	VBAT
14	GND
13	SWP
12	VCC_BOOST
11	IRQ
10	PMUVCC
9	I2C_SDA
8	I2C_SCL
7	GND
6	VEN
5	DWL_REQ
4	SIMVCC
3	VBAT
2	PVDD
1	GND




Table 43-2. Intel® NFC Connector Pin Map

Signal Name	SKL Signal Name	NFC Board Connector	✓
GND		Pin 1	
NFC_VDD_IO		Pin 2	+V3.3A
NFC_MOD_VDD		Pin 3	+V3.3A
NFC_SWP_PWR_RSVD		Pin 4	
NFC_DFU	GPP_B15/GSPI00_CS#	Pin 5	NFC Device FW update
NFC_RESET	SKL U: GPP_E4/DEVSLP0 SKL Y: GPP_E6/DEVSLP2	Pin 6	NFC Reset
GND		Pin 7	
NFC_SM_CK	SML0_CLK	Pin 8	SMLINK CLK
NFC_SM_DATA	SML0_DATA	Pin 9	SMLINK DATA
SWP_PWR		Pin 10	Route to test point
NFC_IRQ	GPP_E12/USB2_OC3#	Pin 11	NFC IRQ
VCC_ANTENNA_BOOST		Pin 12	Antenna Booster: +5VA
Reserved		Pin 13	
GND		Pin 14	
NFC_MOD_VDD		Pin 15	

Note: Refer to Figure 43-9 for details on NFC module to board connector.

BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	NFC
Size A3	Document Number
Date: Tuesday, July 21, 2015	Rev -1
Sheet 90	of 102

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
TPM			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 91 of 102

SSID = Finger Print

Reserved

BOM1		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 92 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
**Tesla SKL-U**

Rev  
**-1**

Date: Tuesday, July 21, 2015

Sheet 93 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number

Date: Tuesday, July 21, 2015

Rev  
-1

Tesla SKL-U

Sheet 94 of 102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	
<div>A3</div>	<div>Tesla SKL-U</div>	<div>-1</div>	
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>95 of 102</div>

(Blanking)

BOM1

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A3	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 96 of 102



(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>		<div>Sheet 97 of 102</div>

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3


Document Number

Date: Tuesday, July 21, 2015

Rev  
-1

Tesla SKL-U

Sheet 98 of 102



BOM1

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A2	Tesla SKL-U	-1	
Date:	Tuesday, July 21, 2015	Sheet	100 of 102

5	4	3	2	1
D				
C				
B				
A				

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 101 of 102

Red Words: Controlled by EC GPIC

## Red: Power Rail



100

→ The

- WILSON


<sup>1</sup>There is no specific rotter down sequence. R




BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
<div>Power Block Diagram</div>			
Size	Document Number		Rev
A2	78		-1
Date: Tuesday, July 21, 2015		Sheet 103	of 102

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram





# Thermal Block Diagram



# Audio Block Diagram

